assume that an instruction on a particular cpu always goes through the following stages: fetch, decode, execute, memory, and writeback (the last of which is responsible for recording the new value of a register). in the code below, how many artificial stages of delay should be inserted before the final instruction to avoid a data hazard?